Introduction
| IP Core | IP Core Category |
|---|---|
| NIOSV/g soft processor core | Embedded Processor |
| On Chip RAM | other |
| JTAG UART | other |
| Custom PE CRC | other |
| In-System Sources & Probes Intel FPGA IP | Debug |
Detailed Description
A Processing Engine (PE) that performs the CRC algorithm is connected to the Nios® V/g processor using the custom instruction interface. The current version of the Nios® V/g processor custom instruction interface supports operations up-to 32-Bit.
Please refer to the document for details about the design.
Prepare the design template in the Quartus Prime software GUI
Note: After downloading the design example, you must prepare the design template. The file you downloaded is of the form of a <project>.par file which contains a compressed version of your design files (similar to a .qar file) and metadata describing the project. The combination of this information is what constitutes a <project>.par file. You can simply double click on the <project>.par file and Quartus will launch that project.