High-performance Image Signal Processing and Camera Sensor Pipeline Design on FPGAs

Download

Agilex™ 5 FPGA D-Series and E-Series Agilex™ 5 E-Series FPGA and SoC FPGA Support Agilex™ 5 FPGA and SoC FPGA D-Series Support

827445
2024-07-15
Public

Description

This white paper proposes a methodology for designing high-performance, low-latency FPGA-based video processing pipelines for embedded imaging applications. The framework covers advanced image signal processor functionality and it leverages pre-existing, off-the-shelf IP cores to create camera systems suitable for tasks like medical imaging, industrial automation, and autonomous vehicles.