Agilex™ 5 Ethernet Intel® FPGA Hard IP Register Map

Download

FPGA Documentation Index Agilex™ 5 E-Series FPGA and SoC FPGA Support Agilex™ 5 FPGA D-Series and E-Series Altera® FPGA IP Resource and Documentation Collection Altera® FPGA IP Resource and Documentation Collection

812916
2024-07-01
Public

Description

This register map describes the Agilex™ 5 GTS Ethernet Intel® FPGA Hard IP's configurable register details. It includes both soft CSR (Control and Status Register) and Hard IP registers.

Usage instructions