Clocked Video Genlock (CVG) Demo on Agilex™ 7 FPGA I-Series Development Kit Video

Download

Agilex™ 7 M-Series FPGA and SoC FPGA Support Agilex™ 7 F-Series FPGA and SoC FPGA Support Agilex™ 7 I-Series FPGA and SoC FPGA Support Agilex™ 7 FPGAs and SoC FPGAs Support

794825
2023-12-07
Public

Description

This video showcases the utilization of Video Connectivity IPs and other Altera® FPGA Video and Vision Processing suite IP cores. It explains the process of employing SDI and Clocked Video FPGA IP cores to create a personalized Genlocked design.

Usage instructions