Cyclone® V FPGA-to-HPS Bridges design example readme (.txt file)

Description

exercises the memory mapped interfaces of the hard processor system (HPS) exposed to the FPGA fabric. Performs memory tests by writing and reading the HPS memory using various ports of the HPS and measures the performance of the data movements.