How to trace the local routing of CDR recovered clock from transceiver channel to I/O pin using the Timing Analyzer and Chip Planner

Download

Intel® FPGA Quick Videos

649221
2017-08-18
Public

Description

An example of how to use the Chip Planner with the Timing Analyzer

Usage instructions