A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
In this video, we are going to introduce a new timing measurement called intrinsic margin and walk through how to use it to accelerate diagnosis of timing failures in digital hardware and specifically FPGA designs.