A preview is not available for this record, please engage by choosing from the available options ‘download’ or ‘view’ to engage with the material
Description
This technology guide provides a brief overview of the technology advancements that minimize the impact of power state changes and improve usage in low-latency packet processing applications and broaden the use cases that can leverage per-core P-state power-saving technology.